



OPTOELECTRONICS PACKAGING FOR EFFICIENT CHIP-TO-WAVEGUIDE COUPLING

Cmst


G. VAN STEENBERGE, E. BOSMAN, J. MISSINNE, B. VAN HOE,
K.S. KAUR, S. KALATHIMEKKAD, N. TEIGELL BENEITEZ, A. ELMOGI



CONTACT GEERT.VANSTEENBERGE@ELIS.UGENT.BE




OPTOELECTRONICS PACKAGING



In-plane coupling approach schemes

IBM, ETRI,
Georgia Inst. of Technol.

Vertical light confinement
between
optoelectronics
and waveguides





Cmst

UNIVERSITEIT
GENT

imec

Fujitsu, Tokai Univ.,
NTT, Siemens C-LAB

OPTOELECTRONICS PACKAGING



Vertical proximity
coupling

*Institute of Microelectronics
(Singapore), Univ. Oulu.*




Separate
waveguide
PCB approach

*Central Glass Co., Ltd. (Japan),
Korea Photonics Technol. Inst.,
Reflexphotonics*


Cmst



imec




OPTOELECTRONICS PACKAGING



Embedding of
optoelectronics in
RCC laminates

Inha Univ. (South Korea)



Embedding of optoelectronics in flex substrates

Cmst



imec

Ghent Univ. / imec



ULTRA-THIN OPTOELECTRONIC CHIP PACKAGE

“Ultra thin optoelectronic package”


- ❖ Thinned commercial (opto)electronic components
- ❖ Embedded in **thin & flexible** polymer **foils**

Component (bare die) thickness ~20 μm

Total thickness ~40 μm



ULTRA-THIN OPTOELECTRONIC CHIP PACKAGE




Precise process flow depends on substrate, polymer and component


INTEGRATION WITH POLYMER OPTICAL WAVEGUIDES

- ▶ Acrylate, epoxy, silsesquioxanes, or silicone based
- ▶ Typical propagation loss below 0.1dB/cm

Rigid



Additional bending and stretching loss





Stretch

Cmst



imec


Flex





INTEGRATION WITH POLYMER OPTICAL WAVEGUIDES

Sequential build-up approach

- ▶ Typical total optical loss 6dB



Mirror loss 0.5 dB



45 ° coupling plug





INTEGRATION WITH POLYMER OPTICAL WAVEGUIDES




Modular approach

- ▶ Typical total optical loss 3dB

Stretching up to 30% without significant loss



INTEGRATION WITH OPTICAL FIBERS





assembly based on
adapted flip chip process

OE
component

Cmst




imec




EU PROJECT PHOSFOS



PHOTONIC SKINS FOR OPTICAL SENSING



Integration of
coupling structures



Integration of (multiplexed) fiber
sensors




Cmst



imec

EU PROJECT PHOSFOS



PHOTONIC SKINS FOR OPTICAL SENSING



Cmst




imec




EU PROJECT FIREFLY MULTILAYER PHOTONIC CIRCUITS

Challenges

- ▶ Integration of waveguides and VCSELs
- ▶ Integration of waveguides and glass fibers
- ▶ Integration of photonic crystals and waveguides





EU PROJECT FIREFLY VCSEL – WAVEGUIDE INTEGRATION



Face-up embedding
of VCSELS



Planarity after chip
embedding




Cmst

UNIVERSITEIT
GENT

imec




Single mode
polymer waveguide
technology



EU PROJECT FIREFLY WAVEGUIDE – FIBER INTEGRATION


Laser direct writing
(IBM)




End facet
(TE Connectivity)




Light
IN Light
OUT



Initial testing
(TE Connectivity)



Laser cleaning



Cmst

UNIVERSITEIT
GENT

imec


EU PROJECT MIRAGE TERABIT CAPACITY AOC

Scale line rate to 40G




Introduce new degrees of parallelization

- ▶ WDM | multi-core | multi-level



3D photonic-electronic integration



Cmst



imec



EU PROJECT MIRAGE TERABIT CAPACITY AOC

Optoelectronics assembly



1

- ▶ Accurately defining micro-bumps using
“Laser Induced Forward Transfer” (LIFT)



Adhesive bonding /
thermocompression

Cmst

UNIVERSITEIT
GENT

imec

EU PROJECT MIRAGE TERABIT CAPACITY AOC

Optoelectronics assembly




- ▶ Flip chip bonding of the die

2

= chip placement + adhesive curing

+ thermo-compression bonding





Flip chip bonder chuck

Substrate + metal
tracks + adhesive
bumps

OE chip (active area
facing down)

VCSEL test chip (1x4 array)



After bonding

EU PROJECT MIRAGE TERABIT CAPACITY AOC


Optoelectronics assembly




- ▶ Characterization of bonded VCSEL/PD chips
- ▶ Shear testing after bonding

3

LVI curve for bonded test VCSELs



chip encapsulation



Cmst



imec

ACKNOWLEDGEMENT



Cmst



imec



THANK YOU

Cmst

